The I2S Controller IIP Core is a full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The I2S Controller IIP can be implemented in any technology.

The I2S Controller IIP core is compliant with the Philips I2S Bus standard. It can also supports a variety of host bus interfaces for easy adoption into any design architecture -AHB, APB, OCP, Wishbone, VCI, Avalon, PLB, Wishbone or custom buses.

The I2S Controller IIP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The I2S Controller IIP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.